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ABSTRACT 
A new design approach for high performance voltage references has been developed. 
This approach exploits the inflection point property of a first-order voltage reference where 
the temperature derivative is zero at a temperature in the range of interest. By creating an 
ordered family of these references with the corresponding inflection points distributed across 
a wide temperature range and using a temperature trigger to continuously transition between 
these references, a highly accurate wide temperature range voltage reference is realizable. 
The resultant voltage references that have an output voltage that has been stabilized to 
temperature changes in the environment are termed "environ-stabilized" voltage reference. 
The implementation of an environ-stabilized voltage reference using this approach is verified 
through both transistor level and behavioral simulations. The implementation of a 3-family 
reference predicts an error voltage of less than 180µV for a temperature between -40°C and 
100°C. This is equivalent to a temperature coefficient of l.06ppm/0 C. Further reductions in 
the equivalent temperature coefficient are possible if the number of members in the family is 
increased. 
The performance degradation of the environ-stabilized voltage references due to 
process variations was also studied. A self-calibration scheme has been introduced to correct 
errors introduced by process variations. The result suggests the environ-stabilized reference 
approach can be used for the realization of highly accurate voltage references that operate 
over a wide temperature range throughout a wide range of the process variations. 
1. INTRODUCTION 
Many electrical systems require voltage references to maintain acceptable 
performance. Ideally, a voltage reference should have no variation in the output voltage over 
all operating conditions. Environmental factors such as power supply fluctuation and 
temperature variations invariably cause output perturbations with virtually all known voltage 
references. Ideal references are not necessary provided the error introduced in the reference 
can be bounded to a level defined by a given application. The performance requirements 
imposed on a reference circuits varies widely with the specifications of a system. For 
example, an 8-bit analog-to-digital converter (ADC) has substantially lower accuracy 
requirements on the voltage reference than is required for a 12-bit ADC. The accuracy 
requirements for the reference in an ADC are generally a fixed fraction of a Least Significant 
Bit (LSB) independent of the resolution of the ADC. If VREF for both an 8-bit and a 12-bit 
ADC is IV, than the corresponding LSB are 3.9ImV and 0.244mV respectively. Thus, a 12-
bit ADC would require a much more accurate voltage reference than what is required in an 8-
bit ADC. 
The effects of temperature changes in a reference are determined primarily by two 
factors, the intended temperature range of a system and the sensitivity of the reference to a 
system and the sensitivity of the reference to temperature. The temperature coefficient (TC) 
is often used to characterize the sensitivity of a reference with respect to temperature and is 
defined by 
(I. I) 
2 
where T 0 is any temperature. 
Often the TC is expressed in parts per million and can be obtained from (1.1) by 
multiplying by 106, that is 
TC T =~- avREF 
ppm( 0 ) V aT T=T 
REF 0 
(1.2) 
Throughout this thesis we will use the term TC to denote either the definition in (1) or (1.2), 
the distinction in the units of the expression with the latter being ppm/°C. 
In general, the temperature coefficient is a function of temperature and if TC (To) is 
known, ( 1.2) represents a differential equation that can be solved to obtain V REF (T). If TC 
(To) is independent of temperature and the partial derivative is small, then the change in VREF 
to a change in temperature from T 1 to T 2 can be approximated by the expression 
From (1.3), an approximate expression for the equivalent temperature coefficient needed to 
maintain a change of /1 V over a temperature range T 2-T 1 can be obtained. This expression is 
simply 
TC = !1V ·106 ppm 
eg T1 -T1 (1.4) 
It must be emphasized, however, that this equivalent temperature coefficient would represent 
the actual temperature coefficient only if TC is independent of temperature and T2-T1 is 
small. 
3 
The equivalent temperature coefficient corresponding to lLSB for the 8-bit and 12-bit 
examples give some insight into the temperature stability that will be required for voltage 
references in data converters. For example, it follows from (1.4) that a 12-bit ADC with a 
nominal reference voltage of 1 V that must operate over the -30°C to 80°C range would have a 
TCeq for a lLSB change of 
IV l06 
[1 x 
TC = 2 - = 2.22ppm/°C 
eq 80-(-30) 
where the same converter which must operate only over the 0°C to 50°C range would have a 
TCeq of 
IV 106 
11 x ') -
TC = - = 4.88ppm/°C 
eq 50-0 
It should be emphasized, however, that the required temperature coefficient for a 12-
bit data converter may be somewhat more stringent than this numerical example suggests for 
two reasons. First, the assumption that the TC is independent of temperature may not be 
justifiable over the reasonably wide temperature ranges considered in these examples but 
more importantly, the data converter application would likely not justify allocating a full 
LSB error to the temperature dependence of the reference voltage. These two examples do 
show, however, that the performance requirements on the reference circuits are strict for 
highly accurate systems and even stricter if the systems are required to operate over a wide 
temperature range. Current state-of-the-art reference circuits design techniques can readily 
achieve temperature stability of less than 10ppm/°C [2]. At the present time, it is challenging 
to design references 12-bit ADC applications that operate over a 50°C range. References for 
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16-bit ADC that operate over a 100°C range are well beyond the state-of-the-art in voltage 
references design. Designing references that have high accuracy over a wide temperature 
range is not an easy task, with state-of-the-art approaches not providing the performance 
desired in many high-end systems. 
A lot of researchers have been attempting to design high performance references by 
proposing various techniques and approaches [5-15). Although considerable effort has been 
focused upon developing circuit architectures that provide high accuracy over a wide 
temperature range and these efforts have resulted in reasonable success, the research 
community has not had much success at maintaining good process over process variations. 
Most, if not all, solutions to the process variation related problems rely heavily on post-
process trimming [7-13) which is expensive. The current state-of-the-art can be succinctly 
summarized by observing that existing approaches to voltage references design provide 
reasonable temperature stability with expensive post-fabrication trimming but still much less 
than what is required for many applications; meanwhile, researchers have had little success at 
designing references that are robust to process variations without post-fabrication trimming. I 
believe it is necessary to simultaneously address both temperature stability and process 
variation issues of designing high performance reference circuits. The work reported here not 
only presents a new reference circuit design technique that offers high accuracy over a wide 
operating temperature range but it also proposes a self-calibration scheme to provide 
robustness to process variations without the need for post-fabrication trimming. Table 1.1 
shows a comparison between the state-of-the-art approaches and the proposed approach. 
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Table 1.1 Comparison between the state-of-the-art and the proposed approach 
Approach Nominal Temperature TC 
VREF(V) range (°C) (ppm/oC) 
Nonlinear correction [8] 0.199 0-125 3 
Exponential compensation [9] 1.264 -55-125 6.65 
Piecewise-linear [6] 0.595 -15-90 6.5 
Environ-stabilized (proposed) 1.212 -40-100 1 
6 
2. VOLTAGE REFERENCE CIRCUITS 
The most popular approach to realizing temperature compensated voltage references 
is to cancel the temperature dependence of a generated voltage by summing it with 
appropriately weighted voltages that have the opposite temperature dependence [ 1,2). If the 
positive temperature dependence perfectly cancels the negative temperature dependence at a 
given temperature, a zero temperature coefficient can be obtained at that temperature. If the 
temperature dependence remains small in the region of the zero temperature coefficient, a 
reasonable voltage reference is obtained. For example, a first-order temperature compensated 
voltage reference is realized by canceling the linear negative temperature dependence of a p-
n junction diode voltage with a positive temperature dependent voltage generated by a PT AT 
(proportional-to-absolute-temperature) circuit. Ultimately, precision references can be 
realized by removing the nonlinear temperature dependence of the diode voltage. Current 
state-of-the-art precision references are mostly based upon circuit structures that remove the 
higher-order temperature dependence of a diode voltage. Since diodes are the nucleus of 
voltage reference circuits, it is important to understand the temperature dependence of the 
diode voltage. 
2.1 - Temperature dependence of diodes 
The collector current and the base-emitter voltage of a BJT can be related by the 
following expression: 
(2.1) 
7 
or 
(2.2) 
where le is the collector current, ls is the forward-active saturation current, VBE is the base-
emitter voltage, and Vr is the thermal voltage, 
kT v --T -
q 
(2.2a) 
where k is the Boltzmann's constant: 8.62xl0-5 eV/0 K, T denotes temperature, q is the 
electron charge: 1.6xl0-19 Coulomb. ls can be expressed by [1-4] 
q[ AT' exp( f J ]cv, BT" )A, (2.3) 
QB 
where A is a constant with a typical value of 5.4x1031 and Bis the scaling factor for mobility. 
Q8 is the number of doping atoms in the base per unit emitter area, Ae is the cross-sectional 
area of the emitter, /1 is a process dependent constant, and Vg 11 is the extrapolated base-emitter 
voltage at 0 °K. The base-emitter voltage can be rewritten as a function of an arbitrary 
reference temperature, T 0 , by manipulating equation (2.2) with (2.3) and assuming an x-order 
temperature dependence of the collector current. Refer to Appendix F for derivation. 
V = v.. _!___ [v - V (T )]-[(4- n) - x]v ln[!_J. (2.4) BE ~o T go BE o T T 
() 0 
Equation (2.4) can be rewritten in a more designer-friendly form which gives yield to another 
V8E expression. Refer to Appendix G for derivation. 
8 
(2.5) 
where r; denotes the constant 4-n, and has a value between 3.6 and 4. Note that the first term 
in equation (2.5) is independent of temperature, the second term has first-order temperature 
dependence, and the last term has higher-order temperature dependence. 
2.2 - First-Order Voltage References 
First-order voltage references are commonly known as the bandgap voltage 
references. The basic idea is to compensate the first-order negative temperature dependence 
of the diode with a PTA T voltage. The resultant reference voltage is the sum of the diode 
voltage and the PTAT voltage. By appropriately weighting the two components, an inflection 
point in the sum can be obtained. The temperature variation of the reference in the vicinity of 
the inflection point is small. Refer to Figure 2.1 for a graphical illustration on this 
compensation approach. The resulting references are capable of achieving temperature 
accuracy ranging from 20ppm/°C to 100ppm/°C [2]. 
v 
------- ------ -------=-: ------------
Temperature 
Figure 2.1 Temperature compensation of first-order voltage references 
9 
PTAT voltages can be generated by taking the difference in the junction voltages of two 
base-emitter junctions biased at currents 11 and b. To see this, it can be observed from 
equation (2.2) that for any bipolar device, the base-emitter voltage relates to the collector 
current by the relationship 
(2.5a) 
Thus it follows from (2.5a) and (2.3) that the difference of the two base-emitter voltages is 
given by 
kT (In AEI J ~VBE =VBE2 -VBEI =-Jn-·--
q I Cl AE2 
(2.6) 
where AE denotes the base-emitter junction area. First-order references are realized by a 
weighted sum of equation (2.5) and (2.6), which yields to the following expression: 
(2.7) 
where ~ is a design parameter that controls the relative weighting of the PT AT voltage and 
the diode voltage. Substituting from (2.5) and (2.6) into (2.7), this may be expressed as 
v = [v + (!J- x)V ]+ [/3. kT In( Ic2 . AEI J- vgo - VBE2(~,) + (!J- x)VTO ]T 
REF go T0 J A T q CI £2 o 
(2.7a) 
Taking the derivative of V REF with respect to temperature, we obtain 
(2.8) 
10 
This derivative will become 0 at T=To if 
(2.8.1) 
Thus, if (2.8.1) is satisfied, the reference will have an inflection point at T=To and the 
temperature variation of the reference at temperatures in the vicinity of T=T 0 will be small. 
These references are often termed first-order references since if (2.8.1) is satisfied, the first-
order temperature dependent term in (2.7a) will be cancelled. Solving for~ in (2.8.1 ), we 
obtain 
(2.9) 
With the inflection point being placed at T= T0, it follows from (2.7a) that 
[ ] { (r;-x)Vr [ [TJ ]} VREF :::: v~() + (r;- x)VT,, - T,, " T In To -T +To (2.10) 
A plot of VREF vs. temperature is depicted in Figure 2.2. Note that the nonlinear temperature 
dependence is still present and deteriorates performance at temperatures away from T0 . If the 
performance of the first-order reference is not adequate, the nonlinear error still needs to be 
accounted for. A circuit implementation of the first-order reference, often termed the 
bandgap reference, will be given in the next section. 
11 
v 
VREF 
Temperature 
Figure 2.2 First-order voltage references 
2.2.1 - Circuit Implementation of First-Order Voltage References 
Q Q 
Figure 2.3 Bandgap voltage reference 
It follows that the voltage VREF can be expressed as 
VREF=VBE2+VR1 (2.11) 
12 
If R3=R4 it follows that Ic1=1c2 and hence IR1=21R2· But IR2 can be expressed as 
(2.12) 
Substituting (2.12) into (2.11), we obtain 
(2.13) 
This is precisely of the form of a first-order voltage reference as given in (2.7) where 
(2.13a) 
It follows from (2.9) that an inflection point in VREF can be placed at To provided 
(2.14) 
Recall x is a parameter that denotes the temperature dependence of the collector currents in 
the circuit. The circuit in which a diode is embedded will determine the current that flows in 
the device. Thus, for the circuit of Fig 2.3, the resultant value of x can be determined. Since 
IR2= IE2 =alc2, it follows from (2.6) that 
(2.15) 
where aF related to the "beta" of the transistor by the relationship 
(2.15a) 
Reorganizing (2.15) to form an expression of the collector current as a function of 
temperature yields 
13 
(2.16) 
Equation (2.16) indicates that the collector current has a first-order temperature dependence. 
Upon comparison with (X.7) in Appendix F, it follows that the variable x in (2.14) is simply 
x= l. It thus follows from (2.10) that 
(2.16a) 
220 240 260 280 300 320 340 360 380 T 400 
Figure 2.3.1 Effects of process variations on first-order references. (a) Ideal first-order 
reference. (b) and (c) Effects of inflection point shift with process 
From a practical viewpoint, there are limitations in the first-order temperature compensation 
technique. These are depicted in Figure 2.3.1. When designing a voltage reference, the 
requirements generally stipulate a maximum deviation in the reference voltage over a 
14 
temperature interval depicted as T rnin<T<T max in Figure 2.3.1. The strategy in designing this 
reference will then be to select To so that V REF (T min) = V REF (T max) so that the total deviation 
in voltage over the specified operating range, given in this case by 
~ VREF = VREF (To) - VREF (T min) 
will be minimized. If the inflection point drifts to the left or the right as depicted in Figure 
2.3.1, the total deviation in voltage given by 
(2.16.2) 
will increase and since the derivative of the VREF (T) curve becomes quite large away from 
T 0, even a modest change in T 0 can result in a significant degradation in performance of 
VREF· To put it in perspective, a 1 % error in the gain factor p would increase the total voltage 
deviation by 100%. A 5% error would cause a 900% increase in the voltage deviation! 
Thus one major limitation in the first-order reference is the deviation of the inflection 
point To with process. A second limitation is associated with the dramatic increase in slope of 
the VREF (T) curves away from the inflection point. In many applications, even if the 
inflection point is trimmed so that (2.16.1) is satisfied, the value of~ V REF may still be 
unacceptably large. A plot of~ VREF and TCeq versus ~T=T max-T min for first-order references 
can be obtained from (2.16a) and (1.4) and is shown in Figure 2.3.2. In this plot it was 
assumed that no process variations were present and that the geometric mean of T max and T min 
was fixed at 30°C. Also shown in the figure is the corresponding inflection point. From this 
plot, it is apparent that first-order references offer potential, if process variations can be 
appropriately compensated, for obtaining 20-100 ppm/°C performance range [2, 10-13]. 
Table 2.1 shows a comparison between several published and commercial available first-
order voltage references. 
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Table 2.1 Comparison between several first-order voltage references 
Published work I Commercial parts TC (ppm/°C) Temperature Trim 
range (°C) 
A. Buck et al [10] 112 0-70 Yes 
R. Stair et al [11] 92 0-100 Yes 
Maxim MAX6006A 30 -40-85 Yes 
Maxim MAX6006B 75 -40-85 Yes 
Analog Devices ADR280 20 -40-85 Yes 
ppmf'C Volts 
t.T 
(a) (b) 
Figure 2.3.2 (a) & (b) TCeq and liVREF vs. liT for first-order voltage references 
If better accuracy than is attainable with first-order references is required, alternate strategies 
for realizing the reference voltage must be developed. References that attempt to go beyond 
the concept of establishing a single inflection point are termed curvature compensated 
references. Curvature compensated references will be discussed in the next session. 
2.3 - Curvature-Corrected Voltage References 
In order to achieve precision voltage references, the nonlinear temperature 
components can be compensated in addition to the first-order terms. Several techniques had 
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been developed and reported [5-15] that provide higher-order temperature compensation. 
These techniques are found on one common ground, which is to introduce higher-order 
temperature dependent terms to offset the nonlinear components of the diode voltage. 
Invariably they depend upon the introduction of additional inflection points in the VREF (T) 
relationship. A typical approach for such compensation is through the addition of a squared 
PT AT (PT AT2) voltage that is second-order temperature dependent to a first-order effect free 
reference voltage, thus leaving only third and higher order effects present in the reference. 
The second-order approach can potentially achieve temperature stability of 1 to 20ppm/°C 
[2]. A typical second-order compensation operation is depicted in Figure 2.4. 
v 
--.... ---------------- ---- - - - - :--=--:..- - - ------- ------------ .---·' VPTAi -~::: ............ -·-·-.-· ·-·-·-·-·-·-·-·-·-·--·-·-
Temperature 
Figure 2.4 Second order temperature compensation 
2.3.1- Second-Order Temperature Compensations 
17 
VREF >----'---• 
Figure 2.5 Second-order voltage reference 
The output voltage of the circuit depicted in Figure 2.5 has the following expression 
[2]: 
(2.17) 
where 
(2.18) 
It follows from (2.5), (2.17) and (2.18) that 
(2. l 8a) 
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It again follows from (2.15) and (2.16) that x=l so this equation simplifies to 
(2.18b) 
Therefore, R2, R3, R4 and the base-emitter area ratio of the diodes pair, AE1/ AE2, are chosen to 
cancel the first-order temperature dependence of V BEZ· Meanwhile, IPTA/ and R3 are chosen 
to cancel the second-order component of the temperature dependence of V BEZ as indicated in 
the last term of (2.18b). It remains to implant an IPTAT2 generator. An IPTAT2 generator can be 
implemented with the circuit depicted in Figure 2.6 [2]. 
Figure 2.6 IPTAT2 generator 
19 
Applying Kirchoffs Voltage Law to the voltage loop formed by transistors Q1-Q4 yields to 
the following expression: 
(2.19) 
Since Q1-Q4 have the same base-emitter area and it follows from (2.2) and (2.2a) that (2.19) 
can be rewritten as 
If the transistors have infinite beta it follows that lCJ=lc2=lnATand hence 
I - I I PTAT 
C3 - CTAT +X 
It also follows that Ic4=louT thus (2. l 9a) can be expressed as 
Therefore, 
0 = kT In 
q 
I ( JPTAT J ) OUT X+ CTAT 
I 2 PTAT 
(2.19b) 
(2.19c) 
(2.20) 
where CTAT stands for complementary-to-absolute-temperature. If the area factor, X, IPTAT 
and IcTAT are designed appropriately such that the sum of 1 P;r +I CTAT is temperature 
independent, then the output current of the IPTAT2 generator, IoUT. realizes a second-order 
20 
temperature component. The circuit realizations of IJYT'AT and IcTAT generators are depicted in 
Figure 2.7a and 2.7b. 
kT 
I PTAT = -ln(n) 
Rq 
(a) 
l IPTAT 
R 
VBE 
ICTAT =R 
(b) 
Figure 2.6(a) IJYT'AT generator (b) IcTAT generator 
x 
Generating IJYT'AT is rather straightforward while generating IcTAT may require some 
attention. The sink current Ix has to be greater than IcTAT such that the transistor always 
operates in the forward-active region. To further improve the linearity of the IcTAT source, a 
PT AT current source can be used as Ix to reduce the nonlinear effects associated with the 
logarithmic behavior of V BE [2]. 
The IPTAl generator depicted in Figure 2.6 has major limitations because the 
denominator term in (2.20), 1 PTAT +I crAr, is only temperature compensated to the first-
X 
order; therefore the output current of the IPTAT2 generator is not entirely second-order but 
instead consists of other higher-order components as well. If the IITAT2 term is not handled 
21 
carefully, it may end up injecting nonlinear error into the reference voltage instead of 
compensating it. 
There exist other design approaches to generate better nonlinear temperature 
components that attempt to achieve high order temperature compensation, for example, the 
piecewise-linear technique. 
2.3.2- Piecewise-Linear Technique 
This technique is also based on the idea of creating nonlinear components for 
curvature correction. However, the nonlinear components are generated in a piecewise-linear 
fashion [6]. Refer to Figure 2.7a for the circuit implementation of this technique. Transistor 
M 1 is sourcing current that is proportional to base-emitter voltage, K2IvBE· During the lower 
half of the temperature range, transistor M2 is cutoff as long as the sourcing current K2IvBE is 
larger than the sinking current K1IPTAT· During the upper half of the temperature range, M2 
turns on and supplies the nonlinear current, INL, when K 1IrTATexceeds K2lvBE· Figure 2.7b 
depicts the operation of generating the nonlinear current, INL· 
Current 
------------- ---__________ ::~:i:<:: ,,-- INL 
... '""~ ... --- ... 
--------------~--
-----
Temperature 
(a) (b) 
Figure 2.7 (a) Circuit that generates INL(b) realization of VREF by summing lvBE, IPTAT and 
INL through resistor 
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The resulting nonlinear current has a piece-wise linear expression. 
K2IVBE > KJ fYI'AT 
KzlvBE < KJrrAT 
(2.21) 
where K1 and K2 are the current mirror gains. To realize a voltage reference, all three 
components are combined with a summing resistor. The resulting voltage reference has a 
temperature response as depicted in Figure 2.7b. 
With the three inflection points, the total variation of the reference voltage over a 
reasonable temperature range can be much less than is achievable with the second-order or 
first-order compensation techniques discussed previously. This concept can be extended to 
achieve higher-order compensation with even more inflection points throughout the 
temperature range of interest thus decreasing the total variation in the reference voltage over 
the range of interest to arbitrarily low levels. With this observation, one might be tempted to 
conclude that the field of voltage reference design has matured since the multiple inflection 
point approaches will yield references with arbitrarily small deviations in the output voltage 
over an arbitrarily large temperature range. Indeed, using models such as given by (2.5) one 
can readily design circuits that have simulated performance that is arbitrarily good. Reality 
is, however, that the industry still struggles to practically achieve performance that is even a 
small fraction of what is achievable with the theoretical results obtainable with the multiple 
inflection point approaches. For example, Analog Devices Inc., one of the industry leaders in 
high precision voltage references, have, at the top their live, one part, the AD588, with a 
temperature coefficient of ±1.5ppm/°C over a 70°C temperature range and a second part, the 
AD778, with a 3ppm/°C temperature coefficient over a 125°C temperature range. Both 
circuits require dedicated processes that include temperature stable thin film resistors which 
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must be individually trimmed as part of the manufacturing operation. Both parts have two 
inflection points. This can be contrasted to the performance of a simple trimmed first-order 
reference which would have approximately a 7ppm/°C temperature coefficient over the same 
70°C range and approximately 13ppm/°C over the corresponding 125°C range. Without 
trimming, the first-order references could have temperature coefficient of 50ppm/°C to 
200ppm/°C or worse. 
From these observations, it should be apparent that there are some fundamental 
challenges associated with practically exploiting the multi-inflection point approaches and 
even the practical implementation of a two-inflection point approach requires expensive 
special-purpose processes and post-fabrication trimming. 
Refer to Table 2.2 for a comparison of several state-of-the-art precision references 
among which include published works and commercial parts. Commercial parts that deliver 
state-of-the-art performance such as AD558 could cost up to US$14 per part. This is due to 
their exorbitant development cost which includes precision thin film resistors and laser 
trimming. 
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Table 2.2 Comparison of state-of-the-art precision references 
Approach I Commercial parts Nominal Temperature 
TC 
VREF(V) range (°C) (ppm/oC) 
Nonlinear correction [8] 0.199 0-125 3 
Exponential compensation [9] 1.264 -55-125 6.65 
Piecewise-linear [6] 0.595 -15-90 6.5 
Analog Devices AD780 2.5 -40-85 3 
Analog Devices AD588 5 0-70 ±1.5 
In general, almost all existing curvature correction schemes for realizing precision 
references have the same foundation, which is to create nonlinear temperature components to 
offset higher order temperature dependence of the diode voltage. However, it is a challenge 
itself to generate decent nonlinear temperature components. Although many circuit structures 
had been proposed to generate such nonlinear temperature components, most of them, if not 
all, are unpromising for practical high performance applications. For example, the IvrAT2 
approach fails to account for the second-order effects within the IrTAT2 source itself. 
Furthermore, none of the schemes that were reported addresses the problems with the 
sensitivity to process variations. 
Though often neglected, process related issues are becoming more and more 
important when designing high precision references. Most of the curvature correction 
schemes reported are extremely susceptible to process variations because the coefficients of 
the nonlinear terms are designed with tight margin for optimal compensation. For example, 
the piecewise-linear technique is based on proper selection for the coefficients of Iv8 E, IvrAT 
and INL in terms of circuit parameters such as current mirror gain and resistors values; 
nonetheless, these circuit parameters are heavily affected by process variations. For that 
reason, designers have to introduce trim networks in the circuits and rely on post-process 
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trimming in order to resolve the error caused by process variations [7-9]. Although post-
process trimming is an effective way to correct process variations, it is expensive and time-
consuming and often requires iterative thermo-cycling of the circuit during trim. 
With the concerns mentioned above in mind, an alternative design approach is 
proposed in the next chapter to address both performance and process related issues for 
designing high performance precision references. 
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3. PROPOSED CURVATURE CORRECTION APPROACH 
Some observations and insights on the first-order references need to be mentioned 
before the proposed approach is discussed. 
3.1- First-Order Voltage References (Review) 
For first-order references, equation 2.10 can be simplified to the following form by 
substituting x= 1: 
The derivative of VREF is obtained to examine its temperature discrepancy 
av REF = (17 -1) ~In( To) 
dT q T 
(3.2) 
By construction, VREF has an inflection point at T=To and av REF I = o, and avRu is small 
oT T = T0 dT 
for T near the inflection point. The temperature discrepancy increases significantly for T that 
is appreciably away from To because the reference error~ VREF grows exponentially. Table 
3.1 shows a comparison of ~VREFfor a ±100°C window around T0. 
Table 3.1 A comparison of dVREF for several T-To values (T]=2.3, To=300°K) 
dT 
T-T0 , °C avREF/dT !:NREF• µ.V TEMPCO, oom/°C 
0 0 0 0 
10 3.BOE-06 19 1.85 
20 7.74E-06 73 3.66 
50 2.05E-05 444 8.87 
100 4.55E-05 1690 16.92 
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Although the fl. V REF value is a close approximation to the actual change in V REF in the 
neighborhood or T 0, the approximations are somewhat pessimistic for T-T o=50°C and 100°K. 
Figure 3.1 shows a plot of (3.1) over a ±100°C temperature range and explicitly shows the 
deviations in V REF· 
Figure 3.1 VREF vs. temperature 
Observe from Figure 3.1 that fl. VREF is 73µ,V for a temperature range of T0+20°C, and 
the error increases to A44mV as the temperature range grows to T0+50°C and to 1.69mV at 
T 0+ 100°C. The deviation of 1.69m V at T 0+ 100°C represents a change in the reference 
voltage of approximately 0.14%. This is equivalent to an error of lLSB in a 9.5 bit data 
converter. To put this in perspective, if this reference were used in a data converter, many 
applications will require that the total error due to all error mechanisms be at most ±Y2 LSB. 
If 25% of this error budget were allocated to errors in VREF, the total acceptable error in VREF 
would be ± 1/ 8 LSB. The error of 0.14% in the first-order reference would correspond to an 
error of 1/ 8 LSB of a 5.5 bit data converter. It can be concluded that the error in reference 
voltage for the first order reference is much too large to make this reference useful in even 
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moderate performance applications with considerable demand for references that have a 
deviation with temperature from a factor of 10 to a factor of 100 better than what is 
achievable with the first-order references. 
Based on the observations presented above, a design approach for building very 
stable references that operate over a wide temperature range is proposed. This approach will 
take advantage of the property of the first-order references at T near the inflection point 
(T=To) and places multiple inflection points (av REF I = o) across the temperature range 
dT T =T0 
of interest. Corresponding to each inflection point is a narrow temperature window over 
which the reference must operate and since the temperature window is narrow, the reference 
error will be low [15]. 
3.2 - Multiple Inflection Points Approach 
Recall that the first-order references compensate the negative temperature 
dependence of the diode voltage, V8 E, with a positively temperature dependent PTAT 
voltage (Refer to Chapter 2 for detail). The PT AT voltage is designed to provide the 
inflection point at T=T0. A plot of the temperature coefficient of a first-order references as a 
function of the deviation from T 0 can be obtained from (1.4) and (2.10) and is shown Figure 
3.1.1. From this figure it is apparent that first-order reference performs quite well provided 
T 0 can be precisely determined and provided the temperature range around T 0 does not get 
too large. With this in mind, consider the design of a first-order reference with multiple 
inflection points obtained by discretely altering the PTAT voltage as the temperature changes 
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[15]. With this approach, the temperature coefficient of the resultant reference should be 
small in the neighborhood of each inflection point. 
10 20 30 40 so 60 70 80 90 100 
Figure 3.1.1 TEMPCO of first-order reference 
Figure 3.1 depicts a circuit that has discretely configurable PTAT that can generate 
two PTAT voltage references. This circuit is derived from the circuit depicted in Figure 2.3 
by replacing R1 with two switched-resistors, R 1A and RIB. 
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Figure 3.1.1 Bandgap voltage reference circuit with switch-able PTAT 
The design equation for the switch-able bandgap circuit depicted in Figure 3.1.a is: 
VPTAT 
The VPTAT term is configured to provide VrTAT-A when SA is on and VPTAT-B when S8 is on. A 
graphical illustration on how the configurable VPTAT alters the temperature response of VREF 
is depicted in Figure 3.2. The resistors R 1A and Rrn are chosen such that when SA is on 
(SA=l), VREF has an inflection point at To-A and so that the inflection point moves to T0.8 
when S8 is on (SB=l). 
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v 
Sa=l 
SA=l 
V""'=!Voe+ V~"-' 
V.,,,= vi,+ V,m_, 
Saf=l 
VrtrAT-B -------
--~------ ------1---- ---- SA=l . ---_-.,..,...:_ -
j _... -===·=-~--------- VPTAT-A 
__ ,,,,:t:::--- ---- r- ----- --
Temperature 
To-A To-B 
Figure 3.2 Configurable VPTAT and the resulting VREF 
A temperature trigger point in the middle of the desired operating temperature range, 
T middle. is selected such that SA is turned on for all temperatures lower than T middle and S8 is 
turned on for all temperature greater than Tmiddle· The resulting VREF is characterized by a 
piecewise continuous function that has two inflection points, one at To-A and the other one at 
T0_8 . A graphical illustration is depicted in Figure 3.3. Although the local temperature 
coefficients and small, the overall temperature coefficient of this circuit as defined by (1.4) 
will be quite large because of the discontinuity at T middle· 
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SA=l Ss=l v VREF= YsE+ VPTAT- VREF= YsE+ VPTAT-B 
To-A Tmiddle To-B Tmax 
Figure 3.3 VREF with multiple inflection points 
3.3 - Determining shift level for removing discontinuity 
To achieve good performance over a wide temperature range, it is necessary to 
remove the discontinuity of V REF at T=T middle· One way to remove the discontinuity is to add 
a resistor string level-shifter at the output of the reference circuit as depicted in Figure 3.4. 
By appropriately choosing R5 and R6, continuity at the temperature trigger point, T middle, can 
be obtained. The adjusted response is depicted in Figure 3.5. A dramatic reduction in the 
temperature coefficient over the temperature range T max - T min can be obtained by using two 
inflection points and of continuity is maintained at the trigger temperature. 
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level shifter 
Figure 3.4 Level shifted added to remove discontinuity 
SA=l S8 =1 v VREF = VsE+ VP'rAT-A VREF = VsE + VrrAT-B 
Tm.in To-A T middle To-B Tm.ax 
Figure 3.5 VREF with multiple inflection points and adjusted DC level 
Precise positioning of the two inflection points, To-A and T 0_8 , and removing the 
discontinuity at the T middle does require some effort. Procedures for trimming a standard first-
order bandgap reference by adjusting R1A or RIB to obtain an inflection point at a desired 
operating temperature, To-A and T 0_ 8 , are tedious but well known. Additional comments about 
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trimming a standard first-order bandgap reference will be discussed later. Thus, it will be 
assumed that first R 1A and RIB have been trimmed with SA and SB closed respectively to 
obtain inflection points at To-A and To-B respectively. It will now be assured that a temperature 
sensor circuit exists that has a digital output that increases monotonically with temperature 
and that the resolution can be set at any desired level. Practically, a resolution of lbit/°K 
should be adequate. A block diagram of such a circuit is shown in Figure 3.5.1. 
Temperature 
' REF - Ref v ADC "- Xo Temperature n"-Transducer 
In 
Figure 3.5.l Monotone Digital Temperature Sensor 
Although details of the digital temperature sensor will not be provided, some 
properties of the temperature sensor will be described. If the ADC has infinite resolution, the 
ADC has an input/output relationship 
(3.3a) 
where eK is a constant dependent upon the architecture of the ADC. If the resolution is finite, 
v 
the signal e K -'- is passed through a quantizer. To guarantee the output is monotone with 
VREF 
respect to temperature, we must have 
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v T dV;(T) - v dV REF (T) 
dV (T) REF ( ) dT I dT 
0 =8 . >0 
dT K 0 VREF -(T) 
(3.3b) 
for all T in the temperature range of interest. This implies 
dV; (T) V, (T) dVREF (T) --- > . --""-'---
dT v REF (T) dT (3.3c) 
This inequality can be practically maintained over an operating range of interest in many 
ways one of which entails using a first-order bandgap for V REF (T) and a PT AT voltage 
reference for Vi (T). 
Assume now the temperature of the circuit is adjusted to T middle and the corresponding 
digital output of the temperature sensor is stored in memory. The output of the Digital 
Temperature Sensor can then be monitored and if the output exceeds that stored in memory, 
the switch S8 is closed and if it is less than or equal to that stored in memory, SA is closed. 
Two procedures for maintaining continuity at the trigger temperature T middle will now 
be described. In the first, during calibration at manufacturing, temperature will be increased 
from below T middle until the output code of the digital temperature sensor increases to lLSB 
above the value stored in the digital memory. During this temperature adjustment, the output 
of VREF will be monitored with a digital volt meter and at the time the lLSB increase occurs, 
the value on the volt meter will be stored in tester memory. After this value is stored, SA will 
be opened and S8 will be closed and Rs or R6 will be trimmed so that the output, V REF, equals 
the value just before the transition. The trimming of Rs or R6 should be done quickly enough 
so that no significant change in temperature occurs during the trimming. 
A second calibration algorithm will now be described. Assume the trigger 
temperature is set at manufacturing. At power up of the references, either SA or S8 will be 
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closed depending upon whether the output of the Digital Temperature Sensor indicates the 
temperature is below or above T TRIGGER respectively. Without loss of generality, assume that 
the temperature was below T TRIGGER at startup. The temperature is simply monitored with the 
digital temperature sensor and if the temperature never exceeds T TRIGGER, no further action is 
necessary. However, if at any point in time the temperature exceeds T TRIGGER, as evidenced 
by a ILSB increase above the stored trigger value, the circuit will be field-trimmed for 
continuity. The trigger condition will start the following chain of events which will be 
completed in a sufficiently short time frame that no substantial change in temperature occurs 
during this even sequence. 
Upon receiving the trigger signal, the output of the reference will be input into the 
ADC of the Digital Temperature Sensor and the output will be stored in local RAM. The 
switch SA will remain closed while this voltage is measure. Then SA will be opened and S8 
closed and the voltage VREFwill again be input into the ADC of the Digital Temperature 
Sensor. Rs or R6 will be electrically adjusted until the output of the ADC agrees with that 
stored in RAM. The trim coefficients for R5 or R6 will be stored in RAM. The trimming is 
now complete. On subsequent crossing of the trigger temperature, the stored values for the 
trimmed values of Rs or R6 will be used and no additional trimming will be required. Refer to 
Figure 3.6 for the operation flow graph of this second trimming algorithm. 
Analog 
m memory 
Digital 
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Set S8 =1 and assume initial shift 
Convert temperature to digital signals 
T>T middle? 
Yes 
VPTAT=VPTAT-A 
Inflection point at To-A 
VPTAT=VPTAT-B 
Inflection point at T o-B 
Check if first time turn-on? 
Yes / 
Retain previous shift 
No 
Check if previous V PTAT 
configuration=new V PTAT 
configuration') 
No 
Check memory for 
predetermined shift level 
Figure 3.6 Operation flow graph of the multiple inflection points voltage reference system 
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The circuit of Figure 3.4 and the subsequent trimming algorithms can be readily 
extended to include 3 or more inflection points with the corresponding reduction in the 
overall TEMPCO. 
An approximate expression for the number of inflection points needed and the 
resulting temperature coefficient for a given temperature range will now be derived. The 
TEMPCO curve of Figure 3.1.1 was derived under the assumption that the inflection point 
was at T0=300°K. The TEMPCO is approximately given by the expression 
where 
1
.06ppm1(° K )2 
m(Ta) == .05ppml(°K): 
.04ppm1(° K )-
Ta= 250°K 
Ta= 300°K 
Ta= 350°K 
(3.4) 
(3.5) 
If we assume m(Ta) == .05, then it follows from (3.4) for a k-segment approximation with 
uniform inflection points that the equivalent TEMPCO is approximately given by 
(.05)T , ( )" TEMPCQz ,ran~< ppm I ° K -
k-
(3.6) 
Thus, the equivalent temperature coefficient decreases approximately with the square of the 
number of segments. For example, it follows from (3.6) that a voltage reference with a 
TEMPCO of 1 pprn/°C over a temperature range from 0°C to 80°C is realizable by placing an 
inflection point at 20°C, and another inflection point at 60°C. The temperature response for 
this voltage reference is depicted in Figure 3.7b and compared with a single inflection point 
reference in Figure 3.7a. If four inflection points instead of two are placed over the same 
temperature range as depicted in Figure 3.7c, ~VREFcan be driven down to 20µV. On the 
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other hand, if the four inflection points are used to extend the temperature range as depicted 
in Figure 3.7d, the same accuracy performance is retained but the operating temperature 
range has been doubled. In Figure 3.7e, eight inflection points are inserted to drive down 
Li V REF and extend the operating temperature range. 
(a) 
0°C 80°C 
V~80µV 
(b) : : ~ l ~ 
' ' . 
0°c 20°C 60°C 80°C 
0 I0°C 30°C 50°C 70°C 80°C 
-40°C -20°C 20°C 60°C 100°c 120°c 
(e) 
Vt ... - - - - - - 20~V 
~-
-400C -30°C -I 0°C I 0°C 30°C 50°C 70°C: 90°C 110°c I 20°C 
Figure 3.7 (a) single inflection point (b) two inflection points (c) improved accuracy (d) 
extended temperature range (e) improved accuracy and extended temperature range 
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The performance potential of the multiple inflection point compensation should be 
apparent from these examples. It should also be observed, however, that the performance 
predicted in Figure 3.7 far exceeds anything reported in the literature or anything available 
commercially. The TEMPCO of lppm/°C over the 80°C range for the example of Figure 3.7 
is better than that of the Analog Devices AD558 discussed previously. The 4-segment and 8-
segment structures have even lower TEMPCOs ! 
41 
4. PROCESS VARIATIONS 
Like all other approaches for designing precision references, the performance of the 
multiple inflection point approach introduced in the previous chapter is sensitive to process 
variations. Two tuning algorithms were described in the precious chapter but both were 
dependent upon having already established the inflection points at the desired temperature. In 
most precision reference circuits, trimming is done at manufacturing to locate the inflection 
points at the desired values. This trimming operation is costly. In this section, the sensitivity 
of the inflection points to process variations will be considered. This discussion will show 
that trimming is necessary to obtain precision performance. In the next section a new strategy 
for doing self-trimming of the inflection points will be introduced. 
If we define the temperature independent variables H and 8 by 
(4.1) 
and 
(4.2) 
(4.2a) 
where 
(4.2b) 
(4.2c) 
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then it follows from (2.3) that the reference voltage of the bandgap reference can be 
expressed as 
V,,, ~ V,,, + (1]-x}V,, +HT+ e[T In(;, )-T + T0 ] (4.3) 
Taking the partial of VREF with respect to T and setting this to 0 we obtain an expression for 
the inflection point, T1NF 
T T HIB INF = oe (4.4) 
The sensitivity ofTiNF with respect top, y and u at T=To will now be obtained. These 
sensitivities are defined respectively by 
5 ''·" = dTINF . _!!__ 
v dV T1NF T = T0 
A routine analysis gives the following results: 
and 
''·" v~(J - VBE (To)+ (17 - x)VTO s /3 = _. --------
s ''"' y 
(17 - X)VTO 
= s''Sf = /3 
v 17-x T=T0 
(4.5) 
(4.6) 
(4.7) 
(4.8) 
(4.9) 
Substituting in typical values for Yg0 =1.206V, V8 E(T0) =0.6V, 11=2.3, x=l, and VTo=25mV 
at To=300°K gives 
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(4.10) 
fco AE 0 and for -- · -- = 4, 
I Cl AEI 
s T/Nf = s 7 JNf = 13 
y v 
(4.11) 
If we now approximate the change in the inflection point due to a variable X change of !J.X 
( r,,vr L tJ.X 
/::,.TINF ::::: S X j1 INF - x (4.12) 
then a ±1 % error in~ would cause about a ±19% change in TiNF and if TiNF=300°K, lt::,.T1NFI 
would be approximately 60°K! Likewise, a 1 % error in the emitter area ratios or the collector 
currents would cause around a 14% change in TiNFwhich would be about 40°K change in 
T lNF· Since the sensitivities of these circuits are so large, the accuracy of ( 4.12) in predicting 
the change in the inflection point, even for reasonably small ~ is of concern. A computer 
simulation of (4.3) with u=l, y=4, T0=300°K and ri=2.3 was run. The value of~ needed to 
achieve TiNF=300°K is that needed to make Hin (4.1) 0, which is 
fJ = vgo - VEE (To)+ (17 - x)VTO 
VT 0 ln(yv) 
(4.13) 
With the values specified for u, y, TJ and T0, we obtain ~=16.4574. Simulations for a +1 % 
error and a -1 % error in~ show inflection points at 358.4°K and 251.8°K respectively which 
is reasonably close to the 360°K and 240°K predicted by the sensitivity analysis. 
From the material presented in the previous chapter, it is apparent that the inflection 
points must be controlled to a few °K for the two inflection point scheme to work properly 
and even somewhat tighter for the 4 inflection point strategy to be useful. This would require 
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control of~' current ratios, and emitter area ratios to around .01 % which is not practically 
achievable without trimming in existing processes. It can be concluded that the deviation of 
the inflection points from their ideal location has a profound impact on the performance of 
the multiple inflection point approach. Figure 4.1 a and 4.1 b depict graphically how process 
variations impact the performance of the multiple inflection points approach if the continuity 
algorithm is used but if the inflection points are not correctly placed. 
~~ LlJ I • 
Ideal To-A T middle Ideal To-A 
Apply multiple 
inflection points 
approach 
~~F 
I ! I ! 
Ideal To.A Tmiddle Ideal To-A 
(a) Inflection points moved to lower temperature due to insufficient PT AT 
Ideal To-A Tmiddle Ideal To-A 
Apply multiple 
inflection points 
approach 
/iVREF 
t~t 
U_l_j_, 
Ideal To-A Tmiddle Ideal To-A 
(b) Inflection points moved to higher temperature due to excessive PT AT 
Figure 4.1 The performance of the multiple inflection points approach suffers due to process 
variations. 
Two algorithms for maintaining continuity at the trigger temperatures were discussed in the 
previous chapter. Two strategies for locating the inflection points at the desired values are 
discussed in the next section. 
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4.1 - Inflection Point Correction Strategies 
In this section, two methods for adjusting the inflection points are discussed. The first 
is a review of a standard strategy used during the manufacturing process for trimming 
bandgap references on a production tester. Techniques such as this are widely used in 
industry. The second is a new approach that does not require a production tester thus offering 
potential for dramatic reduction in cost and compatibility with standard high-volume 
semiconductor processes. 
In high-volume semiconductor production, the voltage reference circuits are 
characterized by measuring a large number of samples of the circuits. The measurement is 
done by thermo-cycling each circuit and determining the trim bit to set the trim networks in 
the circuit for optimum performance. The characterization results are then averaged to obtain 
a standard trim bit. This trim bit will be used to trim all circuits in the same production 
without having to characterize the circuits. This approach is sometimes termed batch 
trimming. The advantage of this approach is that the time consuming and expensive 
characterization procedures are performed only once. However, this approach relies heavily 
on the correlation between wafers for the trimming to be effective. Variants of the bandgap 
trimming operation and of bandgap circuits have appeared recently in the literature [7-13]. 
The post-process trimming method has proven effective for correcting process 
variations. However, employing the post-process trimming method on reference circuits is 
expensive and time consuming because it requires thermo-cycle process on a tester and often 
expensive laser trimming systems that are suitable for wafer level trimming but not well-
suited for post-packaging trims. The ambient temperature is controlled in order to measure 
and trim the temperature response of the reference circuits under test. Often, the 
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measurement and trimming procedures are performed iteratively to optimize the trimming 
results but iterative trimming algorithms require even more tester time. An on-chip self-
calibration scheme has been developed as part of this work to correct the inflection point 
error caused by process variations in a low cost manner while avoiding the post-process 
trimming procedures. It is introduced in the next section. 
4.2 - On-chip Correction Scheme 
Consider the temperature responses depicted in Figure 4.2 which belong to three first-
order voltage references with different inflection points. A family of curves such as this 
would be obtained from either of the circuit of Figure 4.2.1 if k=3 and exactly one of the 
switches are closed. If a measurement is made on each reference at temperature T 1 and 
temperature T 2, where T 2> T 1, some information about the location of the inflection point can 
be obtained. 
v VREF-2 
Temperature 
Figure 4.2 Temperature responses of three reference circuits with different inflection point's 
locations 
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R3 
VREF 
VREF 
(b) 
Figure 4.2.1 Multiple inflection point circuits 
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If the measurement at T 2 is less than the measurement at Ti, the inflection point must 
be to the left of T 2 and if the measurement at T 2 is greater than the measurement at T 1 it must 
be to the right of T 1. If the measurement at T 1 and T 2 were precisely the same, the inflection 
point must be between T1 and T2• If the resistors Rik or the resistors RJk are monotonically 
increasing or decreasing in value, it can be shown that the corresponding inflection point are 
also monotone increasing or decreasing with k. For notational convenience, it will be 
assumed that the inflection points are monotone increasing with the index k. It thus follows 
that there exists an index k1 such that the inflection points are larger than T 1 fork~ k1 and 
less than T 2 fork < k1. Furthermore, this index k1 can be obtained by the measurement of the 
reference voltages at T1 and T2• There also exists a k2 ~ k1 and a kJ < k1 such that the 
inflection point is larger than T 2 fork > k2 and it is less than T 1 for k < k3. These conditions 
are depicted in Figure 4.2.2. For any kin the interval [k3, k2], the inflection points will be 
between the temperature T 1 and T z. 
Our goal is to determine a value of an index k so that the voltage reference has an 
inflection point in the interval [T1, T2]. IfN is small, the value ofk1 may equal k2 and there 
would be no inflection points in the interval [T1, T2]. If the circuit is, however, designed to 
guarantee that there is always at least one inflection point in any interval of length T 2-T" 
then it follows that the reference corresponding to index k1 has an inflection point between T 1 
and T 2. From a practical viewpoint, it is easy to design a circuit that is guaranteed to have 
several inflection points in an interval of length T 2-T 1 even in the presence of typical process 
variations. 
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Figure 4.2.2 Relation between index k and inflection point 
4.2.1 - Calibration Strategy 
Consider the bandgap voltage reference circuit of Figure 4.2.1 b redrawn in Figure 
4.3. The switched-resistor array is a trim network that can compensate for deviations of the 
circuit parameters due to process variations. 
VREF 
Figure 4.3 Bandgap voltage reference circuit with trim network 
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It follows from ( 4.13) that the following equation must be satisfied to place an 
inflection point at a temperature To. 
(4.13) 
With the trim strategy of Figure 4.3, R3 can be adjusted to trim the current ratio 1c to the 
/Cl 
value needed to satisfy (4.13). Figure 4.4 depicts how R3 changes the inflection point. The 
size of the trim network needs to be large enough to account for worst-case variations of 
process parameters around each desired inflection point. 
v 
Temperature 
Figure 4.4 Inflection point is altered by R3 configuration 
A strategy for establishing inflection points at M1 trigger temperatures, T 1 .•. T Ml will 
now be established. This will be based upon the assumption that V REF measurement can be 
made at a temperature T x and T x+~ T, where ~ T is greater than the median of two adjacent 
inflection points. A method for on-chip measurements at two temperatures separated by a 
temperature ~Twill be discussed later in this section. 
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Assume the inflection temperatures T 1 ••. TM 1 are stored in memory and the 
temperature of the voltage reference is sensed by the Digital Temperature Sensor of Figure 
3.5.1. The exact value of the trigger temperatures is not critical but the separation between 
the trigger temperatures is of more concern. The latter, however, is not highly process 
sensitive. In the discussion that follows, three inflection points (Ml=3) was assumed to 
facilitate the narration. However, the idea can be generalized to any number of inflection 
points. First, create a set of trigger temperatures, { T Tl ... T TM 1 } , where 
(4.13a) 
The trigger temperatures set defines the temperatures at which transitions are made between 
adjacent inflection points. Then, create a set of alternate trigger temperatures, {T1a ... Tka}, 
where 
T = T - !3.T 
Ia I 2 (4.13b) 
The alternate trigger temperatures set defines the temperatures at which inflection point 
measurements are performed and captured. On power up, the initial temperature which the 
reference first operates at is called Tinit· There are two conditions of Tinit to be considered. 
In case one, Tinit is less than T 2a but is greater than T 1. The ADC of the Digital 
Temperature Sensor will be used to measure the output of the reference at temperatures Tinit 
and Tinit+flT for values of R3k, k=l ... N and the value of R3k that places an inflection point of 
the reference at T= Tinii+!lT/2 will be determined. From this value of k and the nominal 
resolution of the inflection point with temperature, an estimate of the value of R3k that has an 
inflection point closest to Tinit will be made. Call this R3kinit· The switch corresponding to 
R3kinit will be closed, the output of the reference will now be available and the output of the 
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Digital Temperature Sensor will be between two trigger temperatures in the alternate 
temperature trigger set. At this point, the Digital Temperature Sensor will enter a watch mode 
waiting for the output of the Digital Temperature Sensor to cross one of the alternate 
temperature trigger points. If that never occurs, the output of the reference will be operating 
near the inflection point corresponding to R3kinit and the reference voltage will deviate little 
from the initial value. Without loss of generality, assume the operating temperature increases 
so that an alternate temperature trigger is crossed, say T2a. At the time this temperature 
crossing occurs, measurements of the reference output will be made at this alternate trigger 
temperature and at the alternate trigger temperature +~T to determine which value of R3k has 
an inflection point near trigger temperature T 2. This is essentially the same procedure that 
was depicted in Figure 4.2.2. The corresponding reference outputs are depicted in Figure 4.5. 
The digital code that controls the corresponding switch for R3k will be stored in memory and 
the alternate trigger point corresponding to k=2 will be removed from the alternate trigger 
point set. If the temperature increases further and temperature T Tl is reached, the output of 
the reference will be measured with the ADC of the Digital Temperature Sensor and this 
value will be temporarily stored in digital memory. The switch corresponding to R32 will then 
be closed and a digitally controlled level shift of the reference output will be made until the 
output of the ADC agrees with the value stored in the temporary memory. The level shift 
may be similar to that used in Figure 3.4. This will provide continuity between the reference 
with R3init and with R32 and the digital signal that provides the appropriate offset for k=2 will 
be stored in memory. If the temperature decreases from T 2 to T T2, the reference will switch to 
the temperature curve that has inflection point at Tinit· Until the temperature reaches T Ia, the 
reference will determine the inflection point closest to Tl, and the digital code that controls 
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the switch for R3 l is stored in memory and the alternate trigger point corresponding to k=l 
will be removed from the alternate trigger point set. This procedure will be continued with 
further increases in temperature sequentially either determining an inflection point near a 
trigger point or establishing continuity in the transfer characteristics at the trigger points. 
In case two, Tinit is greater than T T3. The reference will first place an inflection point 
near Tinit on power up. Assume the temperature decreases until it reaches T3a. At the time T 3a 
is crossed, an inflection point near T 3 will be determined. However, the reference stays on the 
Tinit curve and does not switch to the T 3 curve until later. As the temperature decreases 
further and T Tl is crossed, an inflection point near T Tl is determined and the corresponding 
curve is called Tinitl curve. A transition is made from the Tinit curve to the Tinitl curve by first 
removing the offset between the two curves. When the temperature reaches T 2a, an inflection 
point near T 2 is determined. Likewise, an inflection point near T 1 is determined when the 
temperature reaches Tia· If the temperature increases, the reference will stay on Tini11 curve 
and then switch to Tinir curve at temperature T T2· When T TJ is crossed, the reference will 
switch to T3 curve with the offset between Tinit curve and T3 curve removed. Then, the offset 
between T3 curve and T2 curve is also removed. Likewise, the offset between T2 curve and T1 
curve is removed at temperature T TI. 
Of course, anytime a trigger temperature is subsequently crossed in either direction, 
the corresponding R3k will be changed so that the r~n.ce is always operating~ear an . . I 
inflection point. A similar procedure can be used to determine the resistor settings and the 
offset settings if the temperature decreases below Tinit· It should be apparent that the 
determination of the values of R3k needed for each inflection point need only be done once 
since the digital signal that controls the corresponding switches is stored in memory. If the 
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circuit ever traverses its entire thermal operating range in the field, no further measurements 
of resistor values or determination of inflection points would need to be made. It should also 
be apparent that this calibration strategy is done in the field so it does not require any test 
equipment and it is not subject to either packaging or mounting stresses that may shift the 
trim performance of parts that were trimmed at the wafer level. 
A discussion of the resolution needed for the adjustment of the R3 resistor and the 
trim resistors may be of some use. In what follows we will attempt to give a simple 
qualitative discussion that should provide a good estimate for the number of bits of resolution 
needed in the R 1 resistor. Assume that we are interested in obtaining thermal stabilization 
over a 200°C temperature range and that our goal is to place inflection points with a nominal 
resolution of 5°C. It will also be assumed that the sensitivity of the inflection point to~' u, 
and y as defined in (4.2a), (4.2b), and (4.2c) are all 20. This is nominally larger than the value 
of the sensitivity calculated earlier and will provide a modestly pessimistic estimate for the 
resolution. 
First, the adjustment range in ~' u, or y needed to compensate for process variations in 
~' u, and y will be determined along with that needed to provide operation over a 200°C 
operating range. If ~Tis the total adjustment range required, it follows from (4.12) that 
~T ~T (s''"' !J./3 s''M !J.y s''"' !J.vJ 200 INF INF /3 + y + v + /3 y u (4.14) 
Substituting S ~''' = 20, X € { ~' u, y}, assuming I~ I < .02, X € { ~. u, y}, and observing 
T1NF<400°K, it follows that !~Tl< (400) (20) (.02) (3) + 200=680°K.To provide this 
adjustment with ~(or y), it follows from (4.12) that 
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!'1/J = 680 = .17 
/J (20)(200) 
Thus an upper bound on the variation in ~ is 20%. For a resolution of 5°C, it follows again 
from (4.12) that 
1'1/J = 5 = 6.25£ - 4 :::: .06% 
/J (20)( 400) 
Thus, 1"1/J must be quantized into 20 :::: 330 levels. This will require approximately 9 bits of /J .06 
resolution fro the adjustment of~- This simple analysis was quite conservative and it is likely 
that 5 or 6 bits of resolution would be adequate. 
v 
Zero temperature 
slope in temperature 
~ window T1i-6T/2. 
T11+6T/2 
Temperature 
Figure 4.5 Calibration strategy that identifies R3 that yields to an inflection point at Th 
The calibration strategy described above requires the ability of taking measurements 
at two tempe~atl1_res,Ihand Th+l"1T. If Th is the ambient temperature, an on-chip heating 
mechanism can be used to generate temperature T h+i"1 T. This technique is described in the 
next section. 
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4.3 - On-chip Heater 
Consider the bandgap voltage reference circuit depicted in Figure 4.3. The 
performance of this circuit is dependent upon the thermal environment of the Bipolar 
Junction Transistors (BJT) Q 1 and Q2. Therefore, heating of the BJT pair has the effect of 
increasing the operating temperature of the reference circuit. This can be done by placing 
some high current resistors, or diodes, or BJTs as heaters in close proximity to Qi and Q2. 
Similar work has been reported in [14) in which special processing was used to thermally 
isolate the reference circuit from the surrounding. In contrast to the earlier work, the strategy 
here is to change the temperature of Q1 and Q2 when they are part of a standard bulk CMOS 
process. Upon turning on the heaters, the heat dissipated by the heaters will heat up the 
temperature core of the reference circuit. When the power to the heaters is turned off, the 
circuit returns to ambient temperature. Several issues associated with using the "heaters" to 
increase the temperature deserve mention and all are critical to the practical use of the 
proposed technique. First, it is critical that the reference voltage for the ADC in the Digital 
Temperature Sensor not change when the temperature of the reference circuit is increased 
from T 1 to T 1+Lff since this ADC is used to measure the slope of the reference circuit and to 
do the offset adjustment need to maintain continuity. This can be achieved if either the 
distance between the Digital Temperature Sensor (and including its own reference) and Q1 
and Q1 of the temperature reference is sufficiently large that the heating of Q 1 and Q2 will not 
adversely affect the operating temperature of the Digital Temperature Sensor (DTS). 
Alternatively, we could require that the measurement be made fast enough with the DTS so 
that the measurements are complete before any heating effects in Q1 and Q2 affect the 
temperature of the DTS. In what follows, it will be shown that sufficient physical separation 
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is readily obtainable on a die to provide the required thermal isolation. A second concern is 
the power dissipation associated with the heater. In what follows it will be shown that this 
also is not of concern since the time required to increase the temperature of Qi and Q1 by Lff 
is a few microseconds and since these heaters need only be turned on once for each trigger 
point throughout the life of the reference. A third concern is process complexity. As 
mentioned earlier, the proposed approach uses a standard bulk CMOS process and does not 
require any specialized processing steps. To investigate the lattice heating effects of 
semiconductors, two bulk CMOS BJTs were used as heaters and the thermal properties were 
simulated using a simulation tool called Silvaco-Atlas. The simulation script can be found in 
the appendices. 
Two vertical NPN transistors on a bulk silicon wafer were modeled in the simulation. 
Their axis of symmetry were placed 20µm apart. Refer to Figure 4.6 for the cross-sectional 
diagram of the NPN transistors. The width of the emitter diffusions were 1.6µ. Two base 
contacts were made for each device, one to the left of the emitter region and one to the right. 
Both base contacts were 0.5µ wide. The collector contacts were lµ wide. In Figure 4.6, the 
second base contact, the one to the left of the emitter, is designated as node Xxx. The one 
base contact was set at l.8V and the other at OV to create a large current flow in the base. 
This strategy was to use the base diffusion as the heater. This resulted in a large lateral 
gradient in the base-emitter and base-collector voltages and created some large lateral 
•, 
gradients in collector and emitter currents. There were some anomalies in the resultant 
collector and emitter currents obtained by the simulator but since we were interested 
primarily in thermal gradients in the silicon wafer, we did not resolve the anomalies in the 
electrical properties of the device model. The default thickness of the layer simulated (into 
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the paper in Figure 4.6) in Silvaco-Atlas is 1µ and that dimension was not changed. The 
heater was turned on by running up the voltage at the one base node to 1.8V while 
connecting the other base node (Xxx) to ground. The resultant port electrical variables 
(which show some anomalies) after the l.8V is reached and after thermal equilibrium is 
established appear in Table 4.1. The power dissipation in equilibrium is around 14mW. 
In the following simulations, the ambient temperature of the simulation environment 
was set to 300°K. A l .8V step base voltage with 2µ sec linear ramp was applied to the base 
terminals of both BJT at time=O. In the simulator, this 2µ sec is termed the "step time". The 
structure reached thermal equilibrium at time=500µ sec. The thermal response of the 
structure at equilibrium is shown in Figure 4.7a. The region where the transistors reside is 
enlarged in Figure 4.7b. 
Table 4.1 Operating points of the NPN transistors at equilibrium 
Operating Points BJT1 BJT2 
Emitter voltage ov ov 
Emitter current -0.6mA -0.51mA 
Base voltage 1.8 v 1.8 v 
Base current BmA 6mA 
Xxx voltage ov ov 
Xxx current -0.28mA -0.29mA 
Collector voltage 0.2 v 0.2 v 
Collector current -5.2mA -7.1mA 
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ATLAS 
Data from bjtexl 1.str 
0 
Figure 4.6 Cross-sectional diagram of two NPN transistors 
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ATLAS 
Data from bjte~.str 
Figure 4.7a Thermal response of the NPN transistors at equilibrium 
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ATLAS 
Data from bjtexl 1.str 
Figure 4.7b Thermal response of the NPN transistors with enlargement on the transistors 
region 
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It can be seen from Figure 4.7a and 4.7b that the temperature drops as the distance 
from the transistors increases. Therefore, if the NPN transistors are to be used as heaters to 
heat up the reference circuit, the temperature core of the reference circuit, which consists of 
the BJT pair, needs to be placed close to the heaters. Observe that the temperature at the 
region between the NPN transistors reaches 343°K at equilibrium, as depicted in Figure 4.7b. 
Thus it is reasonable to place the transistors Q1 and Q2 of the reference in between the NPN 
transistors used as heaters. Refer to Figure 4.8 for graphical illustration. The heating 
mechanism is quite localized and is effective for local heating. At distance 40µ away from 
the heaters, the rise in temperature is less than 5°C at equilibrium and, although not shown in 
the figure, it appears that at distance more than 60µ away, there will be no appreciable 
change in temperature. This is important because the reference in the DTS must not change 
when the heater is turned on. 
Heaters 
Only the 
BJT pair is 
heated 
Figure 4.8 The temperature core of the reference circuit is placed closely to the heaters. Only 
the BJT pair is heated by the heaters. 
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The cool down process of the heaters was also simulated. For this simulation, the 
heater was initially on and in thermal equilibrium. The base voltage was then ramped down 
to 0 V starting at time=O with a "step time" of 2µ sec. The thermal response of one the 
structures at times=2µ sec, 5µ sec and 20µ sec are depicted in Figure 4.9a, 4.9b and 4.9c 
respectively. The operating points of the NPN transistors at time=2µ sec are listed in Table 
4.2. From Figure 4.9c it is apparent that the temperature of the heater drops rapidly once the 
heater is turned off and that after 20µ, sec, the peak rise in temperature in the heater is only 
2°C above ambient. 
Table 4.2 Operating points of the NPN transistors at cooling down 
Emitter voltage 
Emitter current 
Base voltage 
Base current 
Xxx voltage 
Xxx current 
Collector voltage 
Collector current 
Values 
ov 
2.3nA 
ov 
9.6nA 
ov 
-13nA 
0.2 v 
1nA 
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Data-from bjtexl 1.str 
Figure 4.9a Thermal response of the NPN transistors at cooling down, time=2µ sec 
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ATLAS 
Data-from bjte~.str 
Figure 4.9b Thermal response of.the NPN transistors at cooling down, time=5µ sec 
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Figure 4.9c Thermal response of the NPN transistors at cooling down, time=20µ sec 
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In summary, it can be observed that a localized heater can be used to increase the 
temperature very rapidly with thermal equilibrium being established in 500µ sec but with 
near equilibrium being reached much faster. The effects of a localized heater on circuits 50µ 
away from the heater are negligible. Thermal equilibrium is re-established very quickly as 
well during the cool-down process with less than 3°C residual rise after 20µ sec. In this 
example, a 40°C temperature raise was obtained in the heater. The actual temperature raise 
needed for a two inflection point reference circuit would likely be in the 10°C range so either 
a reduction in heater power or a wider separation of the heater elements would be 
appropriate. If 4 inflection points were used in the reference, even a lower temperature rise 
would likely be preferred. It is believed that the position and geometries of the heaters can 
easily be modified to provide any desired temperature rise in transistors Q1 and Q2 of the 
reference. 
4.4 - Self-Calibration Algorithm 
The self-calibration algorithm will be reviewed in this section. The algorithm is 
designed with the capability of heating up the temperature core of the reference circuit 
without affecting the temperature of other circuitries. The definition of temperature core can 
be found in the previous discussion. When the calibration routine is invoked, the system will 
position the inflection point in the middle of the temperature window T2-T1, where T 1 is the 
ambient temperature, and T 2 is a temperature that is higher than ambient temperature. The 
geometry and power dissipation of the heater can be engineered to create any desired 
temperature increase. The definition of T 1 and T 2 can be found in the previous discussion. 
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The calibration routine starts with the first set of measurements described in the 
calibration strategy. The measurements are done by performing a series of analog-to-digital 
conversions with the ADC in the Digital Temperature Sensor (DTS) on the output voltage of 
the temperature sensor at T 1 (T1=ambient temperature) for all R3k configurations. Refer to 
Figure 4.3 for the definition of R3k. The conversion results are then saved in the memory for 
future references. Next, the on-chip heaters are turned on to heat up the reference circuit. It is 
important to keep the reference in the DTS far enough away from the heaters so that it is not 
affected when the heaters are turned on. When the temperature of the reference circuit 
reaches equilibrium at T2, the second set of measurements described in the calibration 
strategy is performed to predict the temperature slope in the temperature window T2-T1. The 
procedure can be terminated when the system detects a zero temperature slope or a transition 
of the temperature slope from positive to negative. The corresponding R3k configuration is 
saved in the memory. A simplified summary of the calibration algorithm appears in the flow 
chart of Figure 4.6. 
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AID conversions at T 1 for 
all Rx configurations 
memory 
Turn on heaters 
Initial R3 
C'nnfi 1111rntinn 
AID conversions at T 2 
Check if result at T 2 matches 
result at T 1? 
No Yes 
m memory 
Stop 
Figure 4.6 Flow graph of the self-calibration algorithm 
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5. IMPLEMENTATION AND SIMULATION RESULTS 
A voltage reference system was implemented using the multiple inflection points 
approach and the self-calibration scheme for correcting inflection point error. The self-
calibration scheme had been simplified in this implementation to compromise between the 
algorithmic complexity and accuracy with the intent of facilitating the process of simulations 
and verification. There are two adaptations made to simplify the algorithm. The first 
adaptation is to predetermine the first time power up at room temperature. The second 
adaptation is the measurement of the inflection point only at Tinit on power up. The inflection 
points at other temperatures, instead of being measured, are estimated based on resistor 
matching. Therefore, the precision of the inflection point temperatures rests on the resistor 
matching accuracy of the technology and typical semiconductor technology can readily 
achieve resistor matching accuracy of 1 % or better. From the data depicted in Figure 2.3.1, 
1 % matching error between R 1 and R2 results in a shift of 60°K on the inflection point 
temperature, or 2x increase in the reference voltage error. The compromise is justifiable 
because it totally eliminates the alternate trigger temperatures set mentioned in the previous 
chapter by taking the inflection point measurement only at power up given the error of the 
reference voltage near inflection point is very small to start with. 
The implementation was designed to operate from --40°C to 100°C with the inflection 
point temperatures set being {-20°C, 30°C, 75°C }. Tinit was predetermined to be 20°C and the 
trigger temperatures set is { 0°C, 40°C}. The implementation was simulated and verified 
using Spectre. The bandgap voltage reference circuit and the temperature sensor were 
realized in an AMII.Sm process. The digitally controlled level shifter, the control and 
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arithmetic unit, and the calibration unit were implemented behaviorally with AHDL (Analog 
Hardware Description Language). The AHDL scripts for all the behavioral building blocks in 
this implementation can be found in the appendices. The schematic diagram for the overall 
system is depicted in Figure 5.1. 
Figure 5 .1 Schematic diagram of the overall system 
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5.1 - Multiple Inflection Points Bandgap Voltage Reference Circuit 
The schematic diagram of the bandgap voltage reference circuit is shown in Figure 
5.2. It was designed using the multiple inflection points approach with generalization of the 
circuits of Figure 4.2.1 in which the R3 trim network was used for fine adjust and the R1 trim 
network was used for coarse adjust of the inflection points. The coarse adjust circuit was not 
trimmed and all trimming was accomplished with the 4-bit control of the R3 network. A 
switch that is always "on" was placed in series with the R4 resistor in an attempt to obtain 
partial process compensation between the R4 resistor and the R3 resistors which inherently 
include a series switch impedance. 
Figure 5.2 Schematic diagram of the bandgap voltage reference circuit 
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The components value of the circuit in Figure 5.2 can be found in Table 5.1. The simulated 
temperature response of the reference circuit that corresponds to SL, SM or SR closed is 
depicted in Figure 5.3. In these simulations, the BJTs were modeled as part of the AMI 
process. The temperature response of the reference circuit for SM closed and R3k taking the 
values of R3s ... R 38 is depicted in Figure 5.4. The inflection point moves from 40°C to 10°C 
with 10°C decrements when the R 3 configuration changes from R 35 to R 38 . 
Component Value Component Value 
R1A 7.2k R3s 20k 
RIB 7.27k R39 20.03k 
Ric 7.32k R310 20.06k 
R1 lk R:rn 20.09k 
R31 19.79k R312 20.12k 
R32 19.82k R3n 20.15k 
R33 19.85k R314 20.18k 
R34 19.88k R31s 20.2lk 
R3s 19.9lk R316 20.24k 
R36 19.94k R4 20k 
R31 19.97k 
Table 5.1 Components value in circuit of Figure 5.2 
> 
-60 -40 -20 
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Figure 5.3 Temperature response of the reference circuit with multiple inflection points 
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Figure 5.4 Temperature response of the reference circuit with different R3 values 
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5.2 - Temperature Sensor 
The schematic diagram of the temperature sensor is depicted in Figure 5.5. The 
circuit is derived from the PTAT current generator [2]. A resistor is used to convert the 
current signal into voltage. The temperatureiesponse of the circuit is depicted in Figure 5.6. 
This circuit will be used in the Digital Temperature Sensor for temperature to digital 
convers10n. 
Figure 5.5 Schematic diagram of the temperature sensor 
·40 ·20 
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Figure 5.6 Temperature response of temperature sensor 
5.3 - Control of Multiple Inflection Point Circuit 
A control circuit is needed to control the switching between the three segments and a 
tuning algorithm is needed to establish continuity at the transition points. The circuit of 
Figure 5.2 was designed for nominal inflection points at -20°C, 30°C and 75°C and transition 
points at 0°C and 40°C. The control and arithmetic unit needed to monitor the bandgap circuit 
depicted in Figure 5.2 was modeled with AHDL. The ADHL scripts can be found in the 
appendices. The functions of the control unit include the selection of the proper R1 to 
configure VrTAT according to the temperature drift and the removal of discontinuity at the 
transition between two temperature curves. Detailed discussion on the control algorithm for 
multiple inflection points reference circuits can be found in Chapter 3. 
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The voltage reference system was simulated with the first time tum on at room 
temperature of T=20°C. In this implementation the self-calibration scheme was designed to 
work at room temperature and it was assumed that the self-calibration scheme would be 
applied upon power up. In a practical implementation, the control algorithm would need to 
accommodate initial tum on at any temperature in the specified operating range of the device. 
The transient response of the reference output voltage and other control signals for the 
simulation at T=20°C are depicted in Figure 5.7a, 5.7b and 5.7c. The frequency of the "elk" 
signal determines how frequently the system samples the temperature and possibly updates 
the reference voltage. At tum on, an initial level shift was selected and the inflection point 
measurement was made to determine an inflection point at T=30°C. The resulting 
temperature curve is called T2 curve. The reference will follow the T2 curve as long as the 
temperature does not cross any trigger temperatures in either direction. 
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Figure 5.7a Transient response of the reference output voltage and other control signals at 
T=20°C 
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Figure 5.7b Applying calibration scheme at temperature Tinit=20°C 
Figure 5.7c Calibration continues at Tinit+20°C 
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Assume dropping temperature, another simulation was performed at T=l0°C. The 
result is depicted in Figure 5.8. The R1 setting remained unchanged because no trigger 
temperature was crossed. 
Figure 5.8 Transient response of the reference output voltage and other control signals at 
T=l0°C 
The temperature continued to decrease until it reached the trigger temperature T=-
1°C. A transition would be made on the reference from the T 2 curve to a new temperature 
curve with an inflection point at T=-20°C, call it the T 1 curve. The offset at the transition was 
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removed at the crossing of T=-1°C. The transient response of the simulation is depicted in 
Figure 5.9. The digital code that removed the offset was stored in memory. 
The reference was simulated at T=41°C. At this temperature, the reference would 
switch from the T2 curve to a new temperature curve that nominally has an inflection point at 
T=75°C, call it theT3 curve. The offset of the transition was removed and the corresponding 
digital code was stored in memory. The simulation result is depicted in Figure 5.10. Again, 
the new shift level was saved in the memory and it will be used to associate with all outputs 
where SR=l. By now, the voltage reference system has gathered all necessary information for 
removing the discontinuity at the transition points, and the system is capable of providing a 
highly accurate reference voltage across the entire temperature range, which is from -40°C to 
100°c. 
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Figure 5.9 Transient response of the reference output voltage and other control signals at T=-
l 0C 
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Figure 5 .10 Transient response of the reference output voltage and other control signals at 
T=41°C 
The overall temperature response of the reference voltage after being environ-
stabilized is depicted in Figure 5.1 la. The total error voltage is 230µV and this is equivalent 
to a temperature coefficient of 1.36 ppm/°C. The nominal overall temperature response of the 
reference voltage is depicted in Figure 5.llb. The nominal error voltage is less than 180µV. 
This is equivalent to a temperature coefficient of 1.06ppm/°C. 
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> 
-60 -40 -20 0 20 40 60 80 100 120 
Temperature, •c 
Figure 5.lla Temperature response of the multiple inflection points voltage reference system 
> 
-60 -40 -20 0 20 40 60 80 100 120 
Temperature, °C 
Figure 5. llb Nominal temperature response of the multiple inflection points voltage 
reference system 
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Recall from the discussion at the beginning of Chapter 5 that the performance of this 
implementation had been compromised for simplicity and simulation efficiency. Therefore, 
the performance of the reference voltage could deteriorate by a factor of two if there is a I% 
resistor matching error. 
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6. DISCUSSION 
The calibration scheme described in this work relies on on-chip heating to create a 
temperature window which enables the measurements on the reference voltage at different 
temperature points. Mathematically, these two temperature measurements provide 
information about the sign of the deviation of the reference voltage with respect to 
temperature. However, this approach can only approximately position the inflection point in 
the temperature window created by the calibration scheme. A minor modification on the 
calibration scheme would allow a precise correction on the inflection point and this variant is 
similar to what was actually used in the initial calibration at temperature Tinit discussed in 
Chapter 4. The concept of the modified version of the calibration scheme is only discussed 
theoretically. 
The on-chip heating mechanism is first modified with a two-step heating capability 
which will allow the heating mechanism to heat up the circuit to two different temperatures. 
The circuit is first heated to the intermediate temperature and the temperature slope from 
ambient temperature to the intermediate temperature is measured. Then, the circuit is heated 
to a higher temperature. The temperature slope from the intermediate temperature to the 
higher temperature is also measured. If the temperature slopes changes sign from up-slope to 
down-slope, then it is inferred that there is an inflection point near intermediate temperature. 
Refer to Figure 6.1 for an illustration of the modified calibration scheme. This two-step 
heating approach mathematically provides for estimates of the sign of both first and second 
derivatives of the reference with respect to temperature. 
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The algorithms discussed to this point are dependent only upon estimating the sign of 
the first and second derivatives. Considerable information about accurately locating the 
inflection points is carried in the magnitude of the derivatives as well. Although no attempt 
has been made in this thesis to include magnitude information, it is believed that the 
algorithms described in this thesis can be improved if relative magnitude information is also 
used. 
Ambient 
temperature 
Up- Down-
slope slope 
Intermediate 
temperature 
High 
temperature 
Figure 6.1 Modified calibration scheme with two-step heating 
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7. CONCLUSION 
A new design approach for high performance voltage references has been introduced. 
This approach uses an environmental change to trigger an in-field self calibration that 
provides overall performance that is highly insensitive to process variations and to 
environment. These references are termed ''environ-stabilized" references. The self-
calibration capability makes it possible to practically place multiple inflection points 
throughout the desired operating range of the device thereby achieving extremely low 
temperature coefficients for the voltage reference. 
In contrast to essentially all existing approaches to medium performance and high 
performance references which require specialized processes and expensive trimming 
operations in a temperature variable test environment, the proposed approach is compatible 
with standard low-cost bulk CMOS processes and all calibration is done on-chip with no 
need for either external test equipment or thermal cycling. Also, in contrast to most high 
performance voltage references which require accurate higher-order thermal models for all 
devices in the reference, the proposed approach does not need accurate thermal models of 
any devices. 
Unique to this work is the use of a local on-chip heater to establish thermal changes 
during calibration. This local heater makes it possible to center inflection points at any 
ambient temperature without the use of external test equipment. The area overhead for this 
heater is small and since inflection point information is stored in memory after self-
calibration, the power overhead required for the heater is negligible. 
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Simulation results for a prototype reference with three inflection points designed to 
operate over a temperature range from -40°C to + 100°C show a total variation in reference 
voltage of less than 180µ.V which corresponds to an equivalent temperature coefficient of 
1.06ppm/°C. This performance exceeds that of the best commercial parts available and it can 
be further improved by using additional inflection points. 
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APPENDIX A. INPUT SCRIPT FOR SIMULATING NPN TRANSISTORS IN 
SILVA CO-ATLAS 
go atlas 
mesh 
x.m l=-40 spacing=20 
x.m l=-5 spacing=0.2 
x.m 1=0 spacing=0.2 
x.m 1=5 spacing=0.2 
x.m 1=10 spacing=2 
x.m 1=15 spacing=0.2 
x.m 1=20 spacing=0.2 
x.m 1=25 spacing=0.2 
x.m 1=60 spacing=20 
y.m l=-0.2 spacing=0.05 
y.m 1=0.0 spacing=0.01 
y.m 1=0.04 spacing=0.01 
y.m 1=0.06 spacing=0.01 
y.m 1=0.15 spacing=0.05 
y.m 1=0.30 spacing=0.05 
y.m 1=1.0 spacing=0.15 
y.m 1=2 spacing=lO 
y.m 1=10 spacing=20 
y.m 1=100 spacing=50 
region num=l y.max=O oxide 
region num=2 y.min=O silicon 
electrode name=emitter x.min=-0.8 x.max=0.8 y.min=O y.max=O 
electrode name=base x.min=l.5 x.max=2 y.min=O y.max=O 
electrode name=xxx x.min=-2 x.max=-1.5 y.min=O y.max=O 
electrode name=collector x.min=-4 x.max=-3 y.min=O y.max=O 
electrode name=emitter x.min=19.2 x.max=20.8 y.min=O y.max=O 
electrode name=base x.min=21.5 x.max=22 y.min=O y.max=O 
electrode name=xxx x.min=18 x.max=18.5 y.min=O y.max=O 
electrode name=collector x.min=16 x.max=17 y.min=O y.max=O 
#bulk 
doping reg=2 uniform p.type conc=2e15 
#collector L 
doping reg=2 uniform n.type conc=2e16 x.right=3.5 x.left=-5 y.max=l 
doping reg=2 gauss n.type conc=2e19 peak=0.8 char=0.1 x.right=3 x.left=-4 
doping reg=2 gauss n.type conc=5e19 peak=O.O char=0.08 x.right=-3.2 
x.left=-4.2 
#emiiter L 
doping reg=2 gauss n.type conc=5e19 peak=O.O junct=0.05 x.right=0.8 
x.left=-0.8 
#base L 
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doping reg=2 gauss p.type conc=le18 peak=0.05 junct=0.15 x.right=2 
x.left=-2 
doping reg=2 gauss p.type conc=5e19 peak=O.O char=0.08 x.left=l.5 
x.right=2.2 
doping reg=2 gauss p.type conc=5e19 peak=O.O char=0.08 x.left=-2.2 
x.right=-1.5 
########### 
#collector R 
doping reg=2 uniform n.type conc=2e16 x.right=23.5 x.left=15 y.max=l 
doping reg=2 gauss n.type conc=2e19 peak=0.8 char=0.1 x.right=23 x.left=16 
doping reg=2 gauss n.type conc=5e19 peak=O.O char=0.08 x.right=16.8 
x.left=15.8 
#emiiter R 
doping reg=2 gauss n.type conc=5e19 peak=O.O junct=0.05 x.right=20.8 
x.left=19.2 
#base R 
doping reg=2 gauss p.type conc=le18 
x.left=18 
doping reg=2 gauss p.type conc=5e19 
x.right=22.2 
doping reg=2 gauss p.type conc=5e19 
x.right=18.5 
# set bipolar models 
models bipolar print lat.temp 
contact name=emitter tungsten 
peak=0.05 
peak=O.O 
peak=O.O 
thermcontact number=l y.min=lO ext.temper=300 
method gummel block newton 
solve init 
save outf=bjtexll.str 
tonyplot bjtexll.str -set bjtex04_0.set 
solve vcollector=0.01 
solve vcollector=0.05 
solve vcollector=O.l 
solve vcollector=0.2 
junct=0.15 
char=0.08 
char=0.08 
solve vbase=l.8 ramptime=2e-6 tstop=le-4 tstep=2e-7 
save outf=bjtexll.str 
tonyplot bjtexll.str -set soiex05_2.set 
#solve vbase=O ramptime=2e-6 tstop=5.22e-4 tstep=2e-7 
#save outf=bjtexll.str 
#tonyplot bjtexll.str -set soiex05_2.set 
quit 
x.right=22 
x.left=21.5 
x.left=17.8 
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APPENDIX B. AHDL SCRIPT FOR R3 CONTROLLER 
II Spectre AHDL for SiGe_KC, deco_3b, 
module deco - 3b (sel, sl, s2, s3, s4, 
s13, sl4, s15, s16 ) () 
node [V, I] sel, sl, s2, s3, s4, s5, 
s14, sl5, s16; 
real v[20]; 
real vl=O; 
integer kk; 
integer ii; 
initial{ 
for (ii=O; ii<l6; ii++){ 
v[ii]=S; 
} 
analog { 
V(sl) <-$transition( v[O] 
V(s2) <-$transition( v[l] 
V(s3) <-$transition( v[2] 
V(s4) <-$transition( v[3] 
V(s5) <-$transition( v[4] 
V(s6) <-$transition( v[SJ 
V(s7) <-$transition( v[6] 
V(s8) <-$transition( v[7] 
V(s9) <-$transition( v[8] 
) ; 
) ; 
) ; 
) ; 
) ; 
) ; 
) ; 
) ; 
) ; 
V(slO) <-$transition( v[9] ) ; 
V(sll) <-$transition( 
V(s12) <-$transition( 
V(s13) <-$transition( 
V(s14) <-$transition( 
V(s15) <-$transition( 
V(s16) <-$transition( 
vl=V(sel); 
kk=vl; 
v[kk]=O; 
v[lO] 
v[ll] 
v[12] 
v[13] 
v[14] 
v[15] 
for (ii=O; ii<l6; ii++){ 
if (ii!=kk) { 
v[ii]=S; 
} 
) ; 
) ; 
) ; 
) ; 
) ; 
) ; 
ahdl 
s5, s6, s7, s8, s9, slO, sll, 
s6, s7, s8, s9, slO, sll, s12, 
s12, 
s13, 
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APPENDIX C. AHDL SCRIPT FOR LEVEL SHIFTER 
II Spectre AHDL for SiGe_KC, r_string, ahdl 
module r_string (in, out, con ) () 
node [V, I] in, out, con; 
analog 
V(out) <- $transition(V(in}* (V(con)*5+6e4)160640); 
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APPENDIX D. AHDL SCRIPT FOR CONTROL/ARITHMETIC UNIT 
II Spectre AHDL for SiGe_KC, kio, ahdl 
module kio (in, ref, elk, clk2, ss, rdy, d2, dl, dO () 
node [V, I] in, ref, elk, clk2, ss, rdy, d2, dl, dO; 
{ 
real cup; 
real d_temp; 
real 11=1250; 
real lr=2400; 
real lev_pl; 
real lev_p2; 
real lev_p3; 
integer seg_p; 
real lev; 
real ii; 
real indic; 
real sig; 
real vdO; 
real vdl; 
real vd2; 
integer bO; 
integer bn; 
integer seg; 
integer count; 
stream fin; 
initial{ 
fin = $fopen( "memory", "r"); 
$ fread (fin, "%d" , seg_p) ; 
$fread(fin, "%g", lev_pl); 
$fread(fin, "%g", lev_p2); 
$fread(fin, "%g", lev_p3); 
$fclose(fin); 
count=O; 
lev=lev_pl*(seg_p-2)*(seg_p-3)/2 -lev_p2*(seg_p-l)*(seg_p-3)+ 
lev_p3*(seg_p-l)*(seg_p-2)/2 
indic=O; 
vd2= 0; 
vdl= 5; 
vdO= 0; 
analog { 
//select curve 
if ($threshold(V(clk) - 2, 1)) { 
cup=(V(in)-V(ref)*l.16)/0.335/V(ref)*4096; 
d_ternp=floor(cup); 
if( d_ternp<= 11) { 
seg=l; 
vdO=S; 
vdl=O; 
vd2=0; 
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if(( d_ternp > ll)&(d_ternp <= lr)) { 
seg=2; 
vdl=S; 
vdO=O; 
vd2=0; 
if( d_ternp> lr) { 
seg=3; 
vd2=5; 
vdl=O; 
vdO=O; 
II 
//check for first time turn on 
I I 
if (seg_p==O) { 
if ( seg==l) { 
lev_p1=127; } 
if (seg==2) { 
lev_p2=64; } 
if (seg==3){ 
lev_p3=1; } 
indic=S; 
} 
II 
//set Vready and level 
II 
ii=lev_pl*(seg-2)*(seg-3)/2 -lev_p2*(seg-l)*(seg-3)+ lev_p3*(seg-
l)*(seg-2)/2 ; 
if (ii) { 
lev=ii; 
indic=S; 
} 
II 
//assign 
II 
V(d2) <-
V(dl) <-
V(dO) <-
output 
$transition( vd2) 
$transition( vdl) 
$transition( vdO) 
////////////l!///l!!l////l!ll!!l///l/l/!/////////!///////ll!/I/// 
I I 
//fix DC level 
I I 
V(rdy) <- $transition( indic ) ; 
V(ss) <- $transition( lev); 
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if ((indic==0}&($threshold(V(clk2} - 2.5, 1.0))) { 
count +=l; 
if(seg_p != seg } { 
if ( count==l} { 
if (seg_p==l}{ 
vd0=5; 
vdl=O; 
vd2=0; 
if ( seg_p==2} { 
vdl=5; 
vd2=0; 
vdO=O; 
if ( seg_p==3} { 
vd2=5; 
vdl=O; 
vdO=O; 
} 
if (count==3} { 
b0=(V(in)-l.16*V(ref}}/0.335/V(ref}*4096; 
if (count==4} { 
if (seg==l} { 
vd0=5; 
vdl=O; 
vd2=0; 
if (seg==2){ 
vd1=5; 
vdO=O; 
vd2=0; 
if (seg==3}{ 
vd2=5; 
vdl=O; 
vdO=O; 
} 
if (count==5} 
bn=(V(in}-l.16*V(ref} }/0.335/V(ref}*4096; 
if (bO>bn} { 
sig=-1; 
if (bO<bn} { 
sig=l; 
} 
if ((count >5}& ! (indic)) { 
if (bn<bO} { 
lev -=l; 
} 
if (bn>bO) { 
lev +=l; 
97 
bn=(V(in)-1.16*V(ref))/0.335/V(ref)*4096; 
if ( ( (bO-bn) ==0) I ( sig* (bO-bn) >0)) { 
} } 
final { 
if ( indic) { 
indic=5; } 
if (seg==l) { 
lev_pl=lev; } 
if (seg==2) { 
lev_p2=lev; } 
if ( seg==3 ){ 
lev_p3=lev; } 
fin = $fopen ("memory", "w"); 
$fstrobe(fin,"%d \n", seg); 
$fstrobe(fin,"%g \n", lev_pl); 
$fstrobe(fin,"%g \n", lev_p2); 
$fstrobe(fin,"%g \n", lev_p3); 
$fstrobe(fin,"%g \n", d_temp); 
$fclose (fin); 
} 
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APPENDIX E. AHDL SCRIPT FOR CALIBRATION SCHEME 
II Spectre AHDL for SiGe_KC, sel_peak, ahdl 
module sel_peak (en, elk, sel, in, ref ) () 
node [V, I] en, elk, sel, in, ref; 
{ 
integer b[16]; 
real lev; 
integer ok; 
integer count; 
integer cup=O; 
integer l_set=l; 
integer sign=-1; 
integer dim=O; 
integer vipe; 
integer ii=O; 
integer jj=O; 
stream fmem; 
initial 
analog 
fmem = $fopen( "cache", "r"); 
for ( ii=O; ii<l6; ii++) { 
$fread(fmem, "%d", b[ii]); 
$fread ( fmem, "%d", vipe ) ; 
$fread(fmem, "%d", ok); 
$fclose ( fmem); 
lev=vipe; 
ii=O; 
count=O; 
} 
V(sel) <-$transition( lev ) ; 
if ( (ok!=3)&(V(en)>l.5)) { 
II 
//take first reading; ok= 0 -> 1 
II 
if ((!ok)&($threshold(V(clk) - 2.5, 1.0))) 
count +=l; 
for (ii=O; ii<l6; ii++){ 
if (count==2*ii+l) { 
b[ii]=(V(in)-1.105*V(ref))/0.32/V(ref)*4096; 
if ((count==2*ii)&(lev<l5)) { 
lev +=l; } 
} 
final 
if ((!ok)&(b[l5]>0)) 
ok=l; } 
II 
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//take second reading; set ok= 1 -> 2; remember & set level 
II 
if ( (ok==1)&($threshold(V(clk) - 2.5, 1.0))) 
count +=l; 
if (count==l) { 
cup=b[jj]-(V(in)-1.105*V(ref}}/0.32/V(ref)*4096; 
b(jj l =cup; 
if {cup<O) { 
ok=3; 
vipe=lev; 
if {{count==2)) 
count=O; 
if {jj<l5) 
jj +=l; 
if (lev<l5) 
lev +=l; 
fmem = $fopen("cache","w"); 
for ( ii=O; ii<16; ii++) { 
$fstrobe(fmem, "%d\n", b(ii]); 
$fstrobe(fmem, "%d\n", vipe); 
$fstrobe{fmem, "%d\n", ok ) ; 
$fclose ( fmem); 
} 
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APPENDIX F. DERIVATION OF EQUATION 2.4 
(2.1) 
(2.2) 
I - q[ AT' ex{~) }v,BT-")A, 
s 
(2.3) 
Let V BE at temperature T and T 0 be 
V (T) =V ln(Ic(T)) 
BE T Is (T) (X.l) 
And 
(X.2) 
Where 
V = kTo 
To 
(X.3) 
q 
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Manipulating (X. l) and (X.2) 
T ·V (T)-T·V (T )=kT·Toin(Ic(T)_Is(To)J 
0 BE BE 0 I (T) I (T ) q s c 0 
(X.4) 
V (T)=I._(v (T )+kT01n(/c(T)_Is(To)JJ 
BE T BE 0 I (T) I (T ) 
0 q s c 0 
(X.5) 
Substituting the ls expression (2.3) into (X.5) 
(X.6) 
Simplifying (X.6) 
(-V""] exp_,_, 
V (T) =I._V (T) kT 1 ( lc(T)) kT 1 [T0 4-"J kT VTO BE BE 0 + n + - n - +-In ---'---'-
To q I c (To) q T 4- 11 q (-V J 
exp VT~o 
(X.6a) 
VBE(T)=-VBE(T0 )+-In c +-In - 0- +V -V -T kT ( I (T) J kT (T 4- 11 J T To q I c (To) q T4-n ~o K" To (X.6b) 
(X.6c) 
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Introduce new variables S and x where S is a scale factor and x represents the order of 
temperature dependence of collector current le. 
lc(T) =ST' 
Substitute (X. 7) into (X.6c) 
VBE(T) = vgo -- Vi?,, -VBE(To) +-In -x -(4-n)-ln -T ( ) kT ( yx J kT ( T J 
~ q ~ q ~ 
Equation (2.4) is obtained by substituting VT = kT into (X.8a) 
q 
(X.7) 
(X.8) 
(X.8a) 
(2.4) 
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APPENDIX G. DERIVATION OF EQUATION 2.5 
v,, = v,,, - ;, [v,,, - v,, (T,,) ]-[( 4-11)- x]v, In[;,) (2.4) 
Let 
Rewrite (2.4) and substitute VT = kT 
q 
. kT 
Substitute - 0 = VT 0 q 
r;=4-n (X.l) 
VBE = vg() - ; [vgo - VBE (To)]- (r;- x) i () (T In[!__)+ (T - TJ-(T -T,, )J (X.2c) 
() 0 ~ 
v,E = v,,, - ;,, [v,, -V,,(T,,)]-(1J-x) ';,," [Tin[~ )-(T-T,,)J-(1J-x) ~:, tr-TJ 
(X.2d) 
v.,. = v,,, - ~ [v,, -V,,(T,l]-(1J-x) ';,," [ T In(~ )-(T-T,,)J-(1J-x)v,,, ~ + (17-x)v,,, 
(X.2e) 
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[ ] [ v~o - VBE (To)+ (r;- x)VT,,] {(r;- x)VT,, [ ( T J ]} V8E = V + ( n - x Wr - T - T In - - T + T ~0 ,, " T T T 0 
0 0 0 
(X.2f) 
Equation (X.2f) is identical to (2.5). 
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